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ABSTRACT 
 A new technique for measuring minority carrier lifetimes in p-i-n device 
configurations, and is used to measure the effective hole lifetimes in nanocrystalline silicon 
materials.  The technique is the reverse-recovery transient method.  A forward current in a p-n 
junction is suddenly switched, and a high constant reverse current flows for a certain period of 
time. This time is related to the time the injected minority carriers take to recombine in the 
base.  The technique allows for analysis of hole lifetimes in typical thin film nanocrystalline 
silicon device with very common testing equipment.   
 The samples used for testing were fabricated using VHF-PECVD reactors using silane 
and hydrogen as source gases.  Both hydrogen profiled nanocrystalline silicon and superlattice 
nanocrystalline silicon devices were fabricated.  The shallow and deep donor states were 
measured using a junction capacitance technique.  The minority carrier diffusion length was 
determined using a combination of capacitance and quantum efficiency techniques.  
 The measured hole lifetimes was seen to range from 200-600 ns.  Lifetimes were 
plotted versus inverse defect density, and a linear correlation was seen.  This showed the 
lifetimes followed the Shockley-Read-Hall recombination model.  It was also seen for devices 
deposited at high temperature that a final hydrogen plasma treatment or hydrogen anneal step, 
the lifetimes and diffusion lengths improved, possibly due to grain boundary passivation.  
Finally, it was shown that lifetimes in superlattice devices correlated with defect density and 
diffusion lengths indicating transport in these samples is the same as hydrogen profiled 
samples. 
 This technique has been demonstrated for the first time in nanocrystalline silicon 
devices.  An advantage to measuring lifetimes with this technique is that the actual device was 
not modified in any way to accommodate the measurement.  Also, the method only required 
equipment that can be found in any common electronics lab.  
 
1 
1. INTRODUCTION 
 
1.1 History 
 Petroleum is traditionally only thought of as a source for gasoline and diesel.  This 
important resource has many uses, and energy may be the least important.  The future of 
petroleum may be increasingly used in production of plastics and lubricants [1] rather than 
for energy.  As oil prices hit record highs [2], alternatives to traditional fossil fuels for energy 
are increasingly being pursued.  Just last year, the photovoltaic (PV) industry raised $10 
billion dollars and installed PV energy grew 62% from 2006 [3].  All of this investment in the 
PV industry has the goal to reduce the cost of PV energy to within the threshold of $0.09 
kWh by 2015 [4] to compete with traditional fossil fuels.   
 The most common PV technology uses crystalline silicon wafers as the starting 
substrate.  This is a significant cost due to the demand of polysilicon feedstock that supplies 
both the solar and integrated circuits industries.  The integrated circuits industry is prepared 
to pay a premium for wafers, but the economics are already tight for the solar industry with or 
without increasing wafer costs.  A solution to this problem is to deposit thin films of silicon 
onto cheap substrates such as polymide, glass, or stainless steel by chemical vapor deposition 
(CVD) techniques.  Not only does this remove the cost of expensive wafers, but this also 
gives the scientists and engineers increased flexibility in design of the light absorbing layers, 
shape of the cells, and deposition temperatures. 
 An important thin film material to the solar [5] and thin film transistor [6] industries 
is nanocrystalline silicon (nc-Si).  The nc-Si films consist of crystalline grains on the order 
10-100 nm in size.  The grains are surrounded by a hydrogenated amorphous silicon (α-Si:H) 
tissue that acts to passivate the grain boundaries and dangling bonds.  A major advantage to 
using nc-Si versus α-Si:H as the light absorbing layer is the lack of light-induced instability 
[7] known as Staebler-Wronski effect.  Even though much is known about nc-Si, systematic 
research is being done to further understand the electrical properties, optical properties, and 
deposition methods for this important material. 
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1.2 Objectives 
 To optimally engineer PV devices, the researcher must understand how deposition 
parameters affect the devices optical and electrical properties.  For crystalline silicon, 
transport is dominated by diffusion or the 
diffusion length versus drift or the range.  
The transport of nc-Si is more of a 
mixture of these two, where built in 
electric fields are used to enhance the 
normal diffusion transport.  An important 
electrical property to the transport, in diffusion 
or range, of electrons and holes is the minority 
carrier lifetime.  To be able to measure the carrier lifetime in actual device configurations, as 
seen in Figure 1.2.1, is critical to understanding material and device quality.   
One common lifetime measurement is photoconductance decay [8].  Minority carriers 
are created by a pulsed light on the intrinsic layer and their decay is monitored by 
conductance with time.  There are disadvantages to this measurement for the devices in this 
thesis.  The measurement would have to be done prior to depositing the p+ layer.  This could 
be done by removing the sample from vacuum, but is not ideal due to contamination, 
oxidation, and time required to finish a device.  Another option would be to do the 
measurement within the chamber, but this would require expensive modification to the CVD 
reactors. 
A measurement technique ideal for the purpose of characterizing minority carrier 
lifetimes is the reverse recovery (RRT) method.  The method measures lifetimes in finished 
device configurations with very common testing equipment.  The work of this thesis is based 
on using the RRT method to study minority carrier lifetimes in traditional nc-Si and also in 
superlattice nc-Si devices.  These lifetimes were correlated with defect densities, measured by 
capacitance techniques, to verify the Shockley-Reed-Hall (SRH) recombination model.  
Work was also done to understand how dopant grading, built in fields, and device structure 
affects the RRT method. 
Figure 1.2.1 Configuration for nc-Si  
p-i-n device 
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2. Sample Preparation 
 The samples used for this thesis were prepared using two very high frequency plasma 
enhanced chemical vapor deposition (VHF-PECVD) reactors.  Due to the sensitivity of nc-Si 
to dopant, the highly doped n and p layers were deposited in a separate reactor from the 
intrinsic layer.  The source gases used in deposition of the intrinsic layer were silane (SiH4), 
hydrogen (H2), PPM trimethly boron (TMB) and PPM phosphine (PH3).  For the doped 
layers, the source gases were silane (SiH4), hydrogen (H2), diborane (B2H6), and phosphine 
(PH3).  A substrate configuration was chosen for these devices, and polished stainless steel 
was used as the substrate.  The transparent conducting oxide (TCO), indium tin oxide (ITO), 
was deposited by a DC magnetron sputtering reactor. 
 
2.1 VHF-PECVD Reactor 
 Due to the similarity in physics, vacuum systems, and operation, only the reactor used 
to deposit the intrinsic nc-Si will be discussed.  A schematic of the reactor used to deposit the 
intrinsic nc-Si films can be seen in Figure 2.1.1.  The system is a capacitively coupled or a 
“RF diode” plasma reactor.  The electrodes are driven at a frequency of 46 MHz, where the 
top electrode is the sample holder and the bottom electrode is a cylindrical disk.  Depending 
on what layer is being deposited, α-Si:H or nc-Si, the system RF power was 2-4 or 20-30 
Watts respectively.  Two important parameters that dictate the plasma characteristics are the 
dimensions of each electrode and geometry of one electrode to the other.  Other parameters 
that also affect the plasma are chamber pressure, RF power, and plasma gases. 
 When dealing with any RF system, to ensure maximum power transmitted and a 
minimum power reflected the system must be impedance matched.  A tuner is used every run 
to maximize the DC voltage, minimize reflected power, and maximize peak-peak voltages 
from RF probe and resistors.  This tuner is in a pi configuration where the two capacitors and 
an inductor values can be modified.  The frequency can be slightly modified to achieve the 
above conditions, but the plasma must be optimized at that frequency.  These parameters 
allow the scientist to repeat plasma conditions reliably from run to run. 
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Similar to other high vacuum systems, it is divided between a low vacuum stage and a 
high vacuum stage.  The low vacuum stage consists of a mechanical pump or roughing pump 
to reduce the chamber pressure from atmosphere to a rough vacuum of approximately 1 Torr.  
A capacitance pressure gauge was used to measure pressure in the ranges of 100-10-3 Torr.  
Once at this rough vacuum, the high vacuum stage can reduce the chamber pressure to low 
10-7 Torr.  The high vacuum stage consists of a turbomolecular pump and a mechanical 
pump.  Measuring pressure in the range of 10-4-10-8, a hot cathode ion gauge was employed.  
During depositions, typical operating pressures ranged from 50-100 mTorr. 
 
2.2 Deposition Procedure 
 The process of depositing the intrinsic nc-Si begins with a predoposited 0.25 µm n+ 
film on a polished stainless steel substrate.  To ensure the stainless steel substrates are clean, 
they are boiled in acetone, ultrasoniced in methanol, and finally stored in methanol.  The n+ 
must be etched briefly in buffered oxide etch and rinsed in de-ionized water to ensure no 
native oxides are present to cause undesirable energy barriers.  Or the n+ can be transferred 
directly from one reactor to the other, and no etching is required.  Once ready, the substrate is 
aligned to a 1 in2 mask and affixed to the substrate holder via screws.  Prior to loading into 
the chamber, the surface of the substrate is blown with nitrogen in case any particulates have 
fallen onto the sample.  The substrate holder is then loaded into the reactor, and many 
nitrogen purge cycles are performed.  This decreases the time to reach the desired base 
Figure 2.1.1 Schematic of VHF-PECVD reactor 
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pressure by nitrogen displacing moisture from the reactor walls which significantly decreases 
the overall leak up rate of the system. The reactor walls are heated overnight with resistive 
strap heaters to further decrease moisture content in the reactor which has been shown to 
reduce defect densities in nc-Si devices for this reactor [9].  Once the base pressure is 
obtained and the shutter is verified to be in the closed position, an α-Si:H dummy layer is 
deposited on the walls of the chamber for 60 minutes to bury any impurities.  During the 
dummy layer the substrate heater is ramped to the desired temperature, and allowed to 
stabilize for 15 minutes.  The heater is a standard aluminum block heater with a type K 
thermocouple soldered to the heater.  To prevent sample oxidation, the sample is only 
allowed at temperatures above 150 °C when silane and hydrogen are flowing.  When the 
dummy layer is complete, the gas flows, pressures, and RF power are adjusted to the desired 
deposition parameters, and the shutter is opened to begin the deposition.  The nc-Si intrinsic 
layer ranges from 0.7-2.0 µm.  After the intrinsic layer deposition is complete, the sample is 
cooled to below 150 °C.  The substrate is then transferred to the other reactor to deposit the 
0.05 µm nc-Si p+ layer. 
 
2.3 Contact Formation 
 Achieving electrical contacts with high transparency, low sheet resistances, and ohmic 
behavior is critical in PV applications.  Not 
only does the top contact at as a means to 
extract electrons from the device, but it 
also must act as an optical window and 
antireflection coating to maximize the 
amount of light transmitted.  The low sheet 
resistances are required due to the current 
in the top electrode traveling relatively long distances laterally to the lower resistance 
aluminum bus bars or probes as can be seen in Figure 2.3.2.  Finally, matching the work 
function of p+ nc-Si to the electrode ensures ohmic behavior.  A balance of these factors 
must be achieved for optimal power generation. 
Figure 2.3.2 Light transmission and carrier transport 
in TCO contact 
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2.3.1 Metallization 
The TCO used for the devices discussed in this thesis was indium tin oxide (ITO).  
The ITO was deposited via a DC magnetron sputtering reactor.  In a similar manner as the 
VHF-PECVD deposition, a mask is used to define the deposition area, three 0.1256 cm2 
circles.  The reactor was pumped down in a similar fashion as described in the VHF-PECVD 
section.  A typical base pressure for the reactor was low 10-6 Torr.  The plasma gas used was 
a 1% oxygen / argon mixture at a chamber pressure of 5 mTorr.  The DC power supplied to 
the electrodes was 20 Watt.  A 2 minute conditioning deposition was performed to normalize 
the plasma and sputtering target.  Once this was complete the shutter was opened, and ITO 
was deposited for 2.5 minutes.  During the deposition the substrate was at a temperature of 
175 °C.  Variations of this process have been experimented with to improve the optical and 
electrical properties and prevent possible sample oxidations, but these are minor variations to 
the above process.  It has been shown [9] that by adding 0.1 µm of aluminum bars to the ITO 
can significantly reduce device series resistance and improve fill factor.  A slight reduction in 
current does occur due to device shadowing.   
 
2.3.2 Contact Annealing 
 Post contact deposition, the device is thermally annealed at 150 °C for 30 minutes in 
an atmosphere ambient.  During deposition, the indium tin alloy is partially oxidized by the 
oxygen in the plasma gas.  The anneal step further oxidizes the indium tin alloy, where 
oxygen acts as a dopant to decrease the sheet resistance of the film.  Also, it has been shown 
that the anneal step increases transmission and improves sheet resistance [10].  In summary, 
the thermal anneal step improves both the optical and electrical properties of the TCO. 
 To further reduce the series resistance, an electrical anneal can be performed.  An 
electrical anneal involves driving a 0.3 A forward current for 10-30 minutes.  This anneal has 
been shown to significantly reduce the series resistance of the device and improve the ohmic 
behavior of the metal-semiconductor interface.  
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3. Characterization Methods 
 To characterize the devices the following measurements were performed: capacitance 
versus voltage, quantum efficiency (QE), QE versus voltage, and RRT method.  These three 
techniques measure defect densities, carrier diffusion length, and carrier lifetimes 
respectively.  Other characterization such as I-V curves, raman spectroscopy, UV/VIS/IR 
spectroscopy, etc. were done on these devices, but are not relevant to this thesis. 
 
3.1 Capacitance versus Voltage (C-V) Analysis 
 Measuring capacitance versus voltage at low frequencies one can estimate the doping 
or shallow defects and deep defect densities.  An Agilent C-V meter is employed to measure 
the device capacitance at different voltage biases.  The meter is calibrated for open and short 
circuits prior to device measurement to ensure repeatable results.  To prevent coupling the 
AC light from the fluorescent lights into the device, a dark box is used to remove this 
unwanted signal.  The AC signal applied has a frequency of 120 Hz and amplitude of 100 
mV and performed at room temperature.  The frequency chosen was low enough to allow 
deep defect states to respond to the varying voltage.   
As seen from the work of Kimerling [11], by plotting effective capacitance versus 
reverse voltage, one can estimate the doping and deep defect densities.  As can be seen by 
Equation 3.1.1, the junction capacitance is related to the fixed charge in the space charge 
region or Nscr.  This charge can be in the form of ionized dopant atoms or charged trap states.   
By plotting 1/C2 versus voltage two distinct linear lines are seen, as in Figure 3.1.1.  At low 
reverse voltages, one gets an estimate of doping density, and at high reverse voltages, one 
gets an estimate of a sum of doping and defect densities.  By taking the difference of these 
values, the devices defect density can be determined.  As will be seen later, this data can also 
be used to estimate the minority carrier diffusion length.   
( )VV
Nq
A
C
scrj
−
=
02
ε Equation 3.1.1 
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3.2 External Quantum Efficiency (QE) 
Quantum efficiency is defined as number out by number in.  In terms of photodectors 
and solar cells, it is defined as number of electrons collected by number of photons input.  A 
schematic of the QE setup can be seen in Figure 3.2.1 below.  The samples are measured  
Figure 3.2.1 QE Experimental Setup 
Figure 3.1.1 C-V Curve 
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using a dual beam setup.  A DC light is used to fix the quasi-fermi levels, aka pinning the 
carrier lifetimes.  A monochromatic light is then shined on the sample to measure the 
photoconductivity of the sample.  By passing the monochromatic light beam through a 
chopper at a frequency of approximately 13 Hz, a lock-in amplifier can be used to measure 
signals with very low signal to noise ratios.  The range of wavelengths measured in nc-Si 
devices is from 400-900 nm.  During this scan, the device is measured at both a 0 V bias and 
a -0.5 V bias.  The measurement under negative bias can give the researcher information 
about the electric field in the device and carrier transport.  An example of a typical QE plot 
can be seen in Figure 3.2.2.  These plots are normalized QE, i.e. they are normalized to the 
peak value, the maximum being set to 90%.  To determine actual QE a reference cell with 
known QE and area is used based on equation 3.2.1.  The QE curve contains information 
about the various regions of the device.  The photons at lower wavelengths are absorbed near 
the p+-i interface whereas longer wavelength photons are absorbed near the n+-i interface.  
sample
sampe
ref
ref
refsample A
V
V
AQEQE = Equation 3.2.1 
Figure 3.2.2 Relative QE and ratio curves 
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The QE ratio curve in these ranges can give insight into collection problems near the 
associated interfaces such as reduced electric field due to dopant contamination.  An estimate 
of short circuit current can be attained by using the QE and solar spectrum data as seen in 
Equation 3.2.2. 
 
3.3 Diffusion Length Measurement 
 The minority carrier diffusion length can be measured using relative QE versus 
reverse voltage bias in conjunction with C-V analysis.  The minority carriers in the devices 
discussed are holes due to the slight n type doping due to oxygen defects.  By using the C-V 
to measure the depletion width at various reverse bias voltages and plotting these against QE, 
an approximate diffusion length can be determined as will be seen in the below analysis. 
 As seen in Figure 3.3.1, light is incident on the p+ layer in the nc-Si devices discussed 
in this thesis.  The QE is related to number of carriers collected as stated in previous sections.  
An intuitive way to define QE is by looking at a thin slice, dx, and determining the 
probability a photon is absorbed multiplied by how far carriers generated in dx will travel.  
The number of photons absorbed is related to the absorption coefficient, α(λ), and position, x.  
The transport of holes is related to the position, x, and diffusion length, Lp, or the average 
distance a hole travels before recombining.  The functional form for both of these processes 
is an exponential.  The QE will be these two multiplied together as seen in Equation 3.3.1.  
∑=
λ
λλ )()( QEqFJ sc Equation 3.2.2 
Figure 3.3.1 Illuminated solar cell 
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To determine the total QE of the base region, Equation 3.3.1 is integrated over the full length 
which results in Equation 3.3.2. 
By incorporating the absorption for all layers of the solar cell, the total QE can be determined 
as seen in Equation 3.3.3. 
Therefore for αLp<<1 and t/Lp<<1, then Equation 3.3.3 can be simplified to Equation 3.3.4 
seen below.   
As seen from the equation, when QE is plotted versus depletion width the x-intercept will 
result in the minority carrier diffusion length.  This can be seen in Figure 3.3.2 for a typical 
diffusion length plot.  As stated previously, many assumptions are made to get to Equation 
Equation 3.3.1 
Equation 3.3.2 
[ ])1(/1
1
LpLptpWd e
Lp
Lp
eQE αα
α
α +−−
−





+
=
( )pd LWQE +≅ α Equation 3.3.4 
[ ])1(/1
1
1 LpLptpWdWd e
Lp
Lp
eeQE ααα
α
α +−−−
−





+
+−=
Equation 3.3.3 
∫
−−+−
=
ti
LpxxWdti dxeeeQE
0
/)( ααα
(a)      (b) 
Figure 3.3.2 Relative QE versus depletion width (a) and diffusion length x-intercept (b) 
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3.3.4.  To assess the measurement, the diffusion length is used to calculate theoretical QE and 
compared with the experimental QE.  As seen in Figure 3.3.3, agreement of the theoretical 
and experimental QE values validate the assumptions made in the earlier analysis. 
 
3.4 Reverse Recovery Transient (RRT) Method 
 The RRT can be used to measure the effective minority carrier lifetime in p-n 
junctions.  Kingston [12], Lax, and Neustadter [13] derived an equation for the storage time 
and how it is related to minority carrier lifetime by use of RRT method simultaneously which 
can be seen below.  The equation used in determining the lifetime is Equation 3.4.1, and the 
theory behind it will be discussed below.  A more rigorous analysis can be found in Appendix 
A. 
  
where jf and jr are the forward and reverse 
currents, τp is the hole lifetime, and Tsd is the 
injected charge storage time. 
The basic principal behind the RRT 
method (and many lifetime measurements) is the 
rf
f
p
sd
jj
jT
erf
+
=
τ
Equation 3.4.1 
Figure 3.4.1 RRT experiment  
Circuit Schematic 
Figure 3.3.3 Theoretical and experimental QE versus voltage 
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injection of minority carriers.  A schematic of the circuit is shown in Figure 3.4.1.  The 
device under test (DUT) is a p+-n-n+ junction in the case of this thesis.  The p+-n junction is 
forward biased, and the injected hole concentration is allowed to reach steady-state 
conditions.  The forward biased junction resistance is negligible compared to the load 
resistor, hence the source voltage and load resistance dictate the forward current.  If the 
source voltage is switched rapidly, a large 
reverse current will flow temporarily governed 
by the external circuit parameters.  This is due 
to the injected minority carriers in the base that 
take a finite amount of time to recombine.  
This first constant current phase is called the 
reverse phase.  Once the hole distribution 
decreases to zero, the resistance of the junction 
is no longer insignificant compared to the load 
resistor, and the reverse current will no longer be constant.  This begins the recovery phase 
where the current decays to the diode reverse saturation current.  A cartoon of these two 
phases can be seen in Figure 3.4.2. 
As shown in Equation 3.4.1, by knowing the forward current, reverse current, and the 
storage time one can calculate the effective lifetime.  This is done by capturing the RRT with 
an oscilloscope and analyzing the curve in Excel.  The forward and reverse currents are easy 
to determine from the curve, as is the beginning of the storage time.  The end of the storage 
time can be more ambiguous.  To determine the end of the reverse phase, two linear curves 
are fit to the curve to define the inflection point.  Also, the derivative of the curve was taken, 
because near the inflection point the derivative changed rapidly.  A table was used to 
determine the value of the inverse error function.  By plotting storage delay time for various 
forward and reverse current ratios, a linear trendline can be fit to determine the minority 
carrier lifetime. 
 
 
Figure 3.4.2 RRT curve 
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4. Results and Discussions 
 This section is divided into three parts.  The first potion describes the experimental 
setup used to measure the RRT.  The second portion describes the growth procedure and 
device structure of the nc-Si and superlattice devices that were used to measure the minority 
carrier lifetimes.  Finally, the results of the experiments performed in this thesis are discussed 
in the last section. 
 
4.1 Experimental Setup 
 Two different experimental setups were used in the duration of this project.  Only the 
second will be discussed in this thesis, because the only difference between the two is 
substrate temperature control.  A schematic of the circuit used can be seen in Figure 4.1.1.  
The function generator used was an Agilent 33220A 20 MHz Arbitrary Waveform Generator 
with a 2 ns rise and fall time.  Due to the short lifetimes in nc-Si, a small rise and fall time 
was required on the function generator.  The square wave was applied directly to the device 
under test (DUT).  To complete the circuit, a 50 Ω Pomona BNC attenuator was connected 
between the DUT and ground.  The RRT was then observed using a Tektronix 10X Probe 
connected to a Tektronix TDS3052 500 MHz 5Gs/s digital oscilloscope.   
 
 During the beginning of this project, a problem with the experimental setup was 
observed.  The RRT method is based on the observance of a transient based on the stored 
Figure 4.1.1 Schematic of RRT experimental setup 
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charge.  Unfortunately, another transient was obstructing the RRT as seen in Figure 4.1.2 
which will be called ringing.  This ringing was significantly reduced by reducing parasitic 
capacitance and inductance.  The BNC cable connecting the function generator to the box 
was reduced to a minimum length.  Originally a traditional ceramic resistor with leads was 
used in the setup, but was replaced with a BNC-BNC in-series attenuator to avoid the extra 
inductance and capacitance from the leads and solder joints.  It was also seen by using a 50 Ω 
resistor versus a smaller or larger resistor improved the ringing due to matching the source 
resistance with the load resistance to decrease reflected power.  Finally, by using a 10X probe 
the capacitance the oscilloscope contributes to the circuit is reduced significantly.  By 
minimizing the unplanned capacitance and inductance, the ringing can be significantly 
reduced. 
To ensure the setup was working as theory suggests, a diode fabricated from a 
crystalline wafer was made to measure the minority carrier lifetime.  As seen in Figure 4.1.3 
(b), both the reverse and recovery regions are present in the current transient curve.  Using 
the diffusion length extracted from the QE technique and the hole mobility from a mobility 
versus doping density curve, the theoretical lifetime was 16.0 µs.  The measured lifetime 
using RRT method was 15.2 µs, which was less than a 10% error.  Once the method was 
verified, the experimental setup was checked prior to measurements on nc-Si devices by 
using a commercial rectifier diode as seen in Figure 4.1.3 (a).  The box used for lifetime 
Figure 4.1.2 Ringing transient on RRT 
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measurements is also used for activation energy and SCLC measurements.  These 
calibrations are done to ensure that the setup was not changed such as 10X probe matching, 
oscilloscope settings, etc that could result in erroneous results.  
 
4.2 Device Structure 
 The nc-Si devices grown for this thesis were deposited using two different techniques.  
The first technique utilizes hydrogen profiling where the hydrogen dilution ratio is decreased 
with increasing device thickness to control crystallinity.  The second technique was a 
superlattice structure where alternating nc-Si and α-Si layers are deposited.  Common to the 
nc-Si devices was the substrate, n+ layer, and p+ layer.  The substrate used was polished 
stainless steel.  Utilizing a VHF-PECVD reactor, an α-Si n+ layer of approximately 0.25 µm 
(a)      (b) 
Figure 4.1.3 RRT Current Waveforms in (a) Commercial Diode and (b) Crystalline Silicon Diode 
Figure 4.2.1 Energy band diagram for p+nn+ device 
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was deposited onto the substrate.  To dope the α-Si layer, phosphine was used to produce 
phosphorus.  Next the intrinsic layer is deposited which will be discussed in the next two 
sections.  One thing to note though is that even though the intrinsic layer is not intentionally 
doped it is slightly n type.  This has been shown to be the result of impurities such as oxygen 
from the reactor walls.  Finally, a thin, to act as an optical window, nc-Si p+ layer is 
deposited on top of the intrinsic layer via VHF-PECVD reactor.  The thermal equilibrium 
band diagram can be seen in Figure 4.2.1. 
 
4.2.1 Hydrogen Profiling nc-Si Device 
 At the beginning of the intrinsic nc-Si layer, a thin α-Si layer is deposited.  After this 
layer the hydrogen to silane dilution ratio is significantly increased.  This ratio is one of the 
most important parameters for control of nanocrystalline growth [14].  This proceeding layer 
is termed the seed layer or heterophase which is a mix 
of α-Si and some crystallites growing conically.  
These smaller grains are surrounded by an α-Si tissue 
that passivates the grain boundaries.  The smaller 
grains agglomerate together to form larger grains as 
seen in Figure 4.2.2.  If allowed, these larger grains 
will continue to grow together and form large grain 
boundaries and possibly dislocations.  It has been 
shown that most impurities such as oxygen, carbon, 
nitrogen migrate to the large grain boundaries, and act as recombination centers.  Thus to 
prevent the high crystallinity in the top surface, the ratio of hydrogen to silane is slowly 
decreased with increasing intrinsic thickness.  The growth rate for the reactor used was 
approximately 2.5 Ǻ/s. 
 
 
4.2.2 Superlattice nc-Si Devices 
 An alternative to hydrogen profiling to control crystallinity is using the superlattice 
structure or alternating nc-Si and α-Si layers [16].  The device structure is shown in Figure 
Figure 4.2.2 Schematic of µc-Si  
structure [15] 
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4.2.3, where the normal conical crystallites are shown.  The amorphous layer terminates these 
before they grow together to form large grain boundaries which are a detriment to transport 
[17].  The alternating layers are grown by modulating the RF power between high and low 
powers via a function generator.  Literature has shown that the large grains begin forming 
after approximately 500 Ǻ so the nc-Si growth time is kept under 200 s.  It is critical to 
understand the appropriate amorphous time to completely terminate the growth of grains and 
yet thin enough to allow holes to tunnel through this passivation layer.  This is done by 
keeping all reactor and device parameters identical expect the amorphous layer time.  This 
leads to another effective way to control crystallinity in nc-Si devices, and may be much 
friendlier to a manufacturing environment than hydrogen profiling. 
 
4.3 Results 
Using RRT method to calculate minority carrier lifetimes results in an effective 
lifetime of the material.  Recombination occurs via multiple mechanisms such as Auger, 
SRH, surface, and band-band recombination.  As seen in Equation 4.3.1, the smallest lifetime 
of the above mechanisms will dominate the effective lifetime.  This thesis will confirm that 
trap assisted or SRH recombination is the dominant mechanism affecting minority carrier 
lifetime. 
L+++=
BBAugerSRHeff ττττ
1111
Figure 4.2.3 Superlattice nc-Si structure 
Equation 4.3.1 
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RRT method was first used on standard HP nc-Si devices to determine if the method 
was valid in the chosen device configuration.  As seen in Figure 4.3.1 (a), both the reverse 
and recovery phases are present in the curve.  As mentioned earlier, the reverse voltage is 
changed to measure multiple storage times and plotted as in Figure 4.3.1 (b).  This resulted in 
a linear line as predicted by Equation 3.4.1.  One non-ideality of the curve in Figure 4.3.1 (a) 
is a slight drop in bias during the reverse phase of the transient in contrast to the commercial 
diode seen in Figure 4.1.3 (a).  This will be discussed later in the results section. 
To verify the RRT method on nc-Si devices, theoretical mobilities were calculated 
using the measured lifetimes and diffusion lengths and compared to reported mobilities in nc-
Si.  Using Equation 4.3.2, theoretical mobilities ranging from 1-2 cm2(Vs)-1 were obtained.  
kT
qL
p
p
p τ
µ
2
= Equation 4.3.2 
Figure 4.3.2 Lifetime versus 1/defect density 
(a)       (b) 
Figure 4.3.1 RRT waveform for nc-Si (a) and fit of storage time versus inverse error function (b) 
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These values agree with mobilities reported from within the MRC [18] and from other 
external sources [19].  Based on the consistency, the values obtained from RRT method, 
space charge limited current, and diffusion length measurements can be interpreted as correct. 
Now that the RRT method has been verified, the next step was to verify the lifetimes 
were obeying the SRH model of recombination.  Looking at the SRH model, Equation 4.3.3, 
a linear trend should result by plotting lifetime versus the inverse defect density.  Using the 
low frequency C-V for defect densities and RRT method for lifetimes, both values were 
measured on the same devices.  As predicted by the SRH model, plot 4.3.2 [20] demonstrates 
the linear trend. 
One method to achieve higher mobility in nc-Si is to increase the grain size.  This can 
be done with increasing deposition temperature which can be attributed to an increase in 
diffusion coefficient for the growth radicals.  A possible problem at these high temperatures 
is hydrogen desorption from grain boundaries.  This loss in hydrogen passivation can cause 
recombination centers at grain boundaries and reduce carrier collection.  A novel treatment to 
this for this hydrogen migration is after the deposition the intrinsic layer is subjected to a 
hydrogen plasma.  This techniques is termed a hydrogen anneal and lasts approximately 25 
minutes.  To determine the effect on transport, RRT method was used to measure a high temp 
sample with and without hydrogen anneal.  The RRT waveforms can be seen in Figure 4.3.3, 
and a clear difference can be seen.  The lifetime with hydrogen anneal was 320 ns, and the 
Tth
SRH Nσυ
τ
1
= Equation 4.3.3 
(a)       (b) 
Figure 4.3.3 RRT waveform for high temp device without (a) and with (b) hydrogen anneal 
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storage time was too short to determine the lifetime without anneal which indicates a short 
lifetime. 
As mentioned earlier, the non-ideality in the reverse phase was investigated first in 
the assumptions of the analysis of the RRT method, and secondly in the devices.   The 
analysis in Appendix A was on the assumption that drift current was negligible and could be 
ignored.  In the devices made for this thesis, a slight electric field is present in the intrinsic 
layer due to microdoping and low doping density.  This field gives rise to the slight voltage 
drop in the reverse phase of the waveform due to holes being swept away from the junction 
versus the natural recombination.  To verify this reasoning, devices with high TMB grading, 
aka high built-in fields, were created and the RRT waveforms collected.  As can be seen in 
Figure 4.3.4, this high built-in field is the cause for the voltage drop during the recovery 
phase. 
Next, the transport properties of nc-Si superlattice devices were investigated.  Due to 
the unique structure, it was to be concluded if transport occurred in a band like process seen 
in traditional nc-Si devices.  To explore this, the RRT method was used to determine if 
superlattice devices produced similar curves and data from other nc-Si devices.  Figure 4.3.5 
(a) demonstrates both the reverse and recovery phases which indicate superlattice devices 
behaving exactly the same as normal devices in respect to RRT method.  Also, a good linear 
fit to the storage time versus current ratio is seen in Figure 4.3.5 (b).  The lifetimes measured 
from superlattice and HP devices with similar defect densities are also in agreement in the 
range of 250-550 ns.   
Figure 4.3.4 RRT waveform with high built-in field 
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This led to the investigation of how the amorphous time in the alternating layers 
affected transport in the devices.  Work done by Atul Madhavan, seen in Figure 4.3.6, shows 
the effect of amorphous time on diffusion length and defect density.  This result can be 
interpreted as at high amorphous times the transport is limited by the barrier between 
amorphous and nanocrystalline layer.  At short times the crystallinity is too high and large 
grain boundaries are limiting the transport.  In Figure 4.3.7, the lifetimes in these devices 
trend in a similar manner as the diffusion lengths, and as expected from the defect densities 
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Figure 4.3.5 Superlattice RRT waveform (a) and storage time versus inverse erf (b) 
Figure 4.3.6 Diffusion length and defect density versus amorphous time 
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both seen in Figure 4.3.6.  Similar trends for lifetime are seen for other nano growth times 
where too thin and too thick amorphous phases decreases hole lifetime.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.3.7 Minority carrier lifetime versus amorphous time 
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5. Conclusions 
The objective of this project was to develop a method for measuring minority carrier 
lifetimes in device configurations for nc-Si.  This was done by measuring RRT on nc-Si 
p+nn+ diodes that resulted in an effective hole lifetime.  For the first time it was shown that 
RRT work well on nc-Si devices and superlattice devices.  A repeatable method was 
developed utilizing the storage time for measuring each new thin film device. 
The lifetimes in nc-Si followed SRH theory based on lifetime versus inverse defect 
density.  It was demonstrated for high temperature nc-Si devices, hydrogen annealing can 
improve grain passivation, and improve carrier collection.  Passivation also proved important 
with the superlattice devices.  Too thick of an amorphous layer and the carrier collection 
decreased.  If the amorphous phase is too thin, then a high degree of crystallinity and large 
grain boundaries limit transport.  For a certain nano time, there is a corresponding optimal 
amorphous time for efficient hole collection.  It was also seen that the analysis for the storage 
time neglected the effects of drift or electric fields.  One future step is incorporating electric 
fields into the model to determine the behavior of the junction voltage.  
By measuring diffusion length, mobility, and defect density in nc-Si devices all 
transport parameters can be examined.  It was shown that these various measurements were 
all self consistent with one another which lends a high confidence to the results of SCLC, 
RRT, and diffusion length.  The values of mobility and lifetime for nc-Si are lower compared 
to crystalline, but are in agreement with literature values. 
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Appendix A – RRT Method Derivation 
 The carriers in the base under steady-state and transient conditions can be described 
by the following equations: 
 
where jp is the hole current density, µp is the hole mobility, Dp is the hole diffusion 
coefficient, p, n, pno, and npo are the total and equilibrium densities of the holes and electrons 
in the n type region.  The drift component of the minority carriers is assumed to be negligible 
and can be ignored in Equation A.1.  The subsequent analysis is assuming low injection 
conditions.  By combining Equations A.1 and A.2 yield 
where T is defined as τ/t and X is x/Lp to simplify the math.  For a forward biased junction, 
with no electric field in the base, the boundary condition for the junction can be found via 
Equation A.1: 
As seen in Equation A.6, the injected charge at the space charge region boundary can be 
related to the hole density in the base and the voltage across the p-n junction: 
As the above equation implies, for moderate forward voltages, p1>>pno, and for negative 
voltages the hole concentration is approximately zero at x=0.  Also, as one moves infinitely 
far from the junction, the hole distribution approaches pno.  For a forward current that has 
been flowing for an infinitely long time, the distribution of holes in the base can be found by 
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solving Equation A.4 under steady-state conditions (dp/dt=0) with the boundary condition 
Equation A.5. 
Substituting Equation A.6 into Equation A.7 results in Equation A.8 which is the required 
initial condition for the solution to the switching of the diode. 
Using Laplace-Carson transformation, one can solve the diffusion equation given the 
boundary and initial conditions resulting in Equation A.9 [21]. 
 
From Equation A.9 the duration of the recovery phase can be found assuming that p(X, T)=0, 
for X=0, and T=T1 (T1=Tsd/τp) as seen in Equation A.10. 
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Appendix B – Transport Properties in Nanocrystalline Silicon and Silicon-Germanium 
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